Addressing Mind Map
![](/scripts/icons/icoImg.png)
Addressing
![](/scripts/icons/icoPDF.png)
Algorithms for Merging and Sorting Data Files
![](/scripts/icons/icoWeb.png)
Algorithms for Reading, Deleting and Sorting Files
![](/scripts/icons/icoWeb.png)
Assembly Language and Machine Code
![](/scripts/icons/icoPDF.png)
Computer Architectures (Everything)
![](/scripts/icons/icoPDF.png)
DS and DM Mind Map
![](/scripts/icons/icoPDF.png)
Data Representation (Everything)
![](/scripts/icons/icoPDF.png)
Data Structures and Data Manipulation (Everything)
![](/scripts/icons/icoPDF.png)
Databases (Everything)
![](/scripts/icons/icoPDF.png)
Databases Summary
![](/scripts/icons/icoWeb.png)
Declrative Programing
![](/scripts/icons/icoImg.png)
Features of Low Level Languages
![](/scripts/icons/icoWeb.png)
Fetch decode execute cycle
![](/scripts/icons/icoPDF.png)
File Allocation Table
![](/scripts/icons/icoImg.png)
Functions of Operating Systems (Everything)
![](/scripts/icons/icoPDF.png)
Functions of Operating Systems
![](/scripts/icons/icoWeb.png)
Functions of an OS
![](/scripts/icons/icoImg.png)
High Level Languages
![](/scripts/icons/icoImg.png)
High Level Programing Paradigms (Everything)
![](/scripts/icons/icoPDF.png)
Intermediate Code in a Virtual Machine
![](/scripts/icons/icoPDF.png)
Interpriter and Compiler
![](/scripts/icons/icoPDF.png)
Interupts
![](/scripts/icons/icoImg.png)
Linkers and Loaders
![](/scripts/icons/icoImg.png)
Loading an OS
![](/scripts/icons/icoPDF.png)
Low Level Languages (Everything)
![](/scripts/icons/icoPDF.png)
NotesfromPastPapers
![](/scripts/icons/icoPDF.png)
Object Orientated Programing
![](/scripts/icons/icoImg.png)
Paging and Segmentation
![](/scripts/icons/icoImg.png)
Parralel Processing
![](/scripts/icons/icoPDF.png)
Processor Components
![](/scripts/icons/icoPDF.png)
Programing Techniques (everything)
![](/scripts/icons/icoPDF.png)
Quick Sort
![](/scripts/icons/icoPDF.png)
RISC and CISC
![](/scripts/icons/icoImg.png)
Rapid Application Development
![](/scripts/icons/icoWeb.png)
Ready running and blocked que
![](/scripts/icons/icoPDF.png)
Scheduling Policies
![](/scripts/icons/icoPDF.png)
Scheduling
![](/scripts/icons/icoImg.png)
Serial Vs Parralel
![](/scripts/icons/icoPDF.png)
Spooling
![](/scripts/icons/icoPDF.png)
Stages of Translation
![](/scripts/icons/icoPDF.png)
Static and Dynamic Structures
![](/scripts/icons/icoImg.png)
Text Handout
![](/scripts/icons/icoPDF.png)
The Function and Purpose of Translators (Everything)
![](/scripts/icons/icoPDF.png)
UML Diagrams from Exam Board
![](/scripts/icons/icoPDF.png)
Virtual Memory
![](/scripts/icons/icoImg.png)
Von Neumann Architecture
![](/scripts/icons/icoPDF.png)
Computer Architectures Prezi
![](/scripts/icons/icoUnknown.png)
Revision Posters
![](/scripts/icons/icoUnknown.png)
Translators
![](/scripts/icons/icoUnknown.png)
A2 Computing Website
![](/scripts/icons/icoUnknown.png)
Computing Revision Quizzes
![](/scripts/icons/icoUnknown.png)
All The Answers :)
![](/scripts/icons/icoGDoc.png)
Low Level Languages Key Points
![](/scripts/icons/icoGDoc.png)
Revision Virtual Book
![](/scripts/icons/icoUnknown.png)